We introduce the Berkeley Function Leaderboard (BFCL), the first comprehensive and executable function call evaluation dedicated to assessing Large Language Models' (LLMs) ability to invoke functions.
Single-cycle RV32I CPU implementation — Reference/simple educational implementation of the RISC-V RV32I instruction set in Verilog/SystemVerilog. Suitable for study, simulation and small FPGA ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback